SG DMA AXI4 Memory Map to/from AXI4-Stream Verilog IP Cores
Digital Blocks Scatter-Gather Multi-Channel DMA Controller Verilog IP Cores target SoC/ASIC/FPGA designs with a variety of system data transfer requirements.
Copy and paste this URL into your WordPress site to embed
Copy and paste this code into your site to embed